

Module 3:Digital Electronics

Derived Gates

Quote of the day

“Never think you are nothing, never think you are everything, but think you are something and achieve anything”.


— Albert Einstein

Review basic gates

AND		
X	Y	$X \cdot Y$
0	0	0
0	1	0
1	0	0
1	1	1

OR		
X	Y	$X + Y$
0	0	0
0	1	1
1	0	1
1	1	1



NOT	
Y	\bar{Y}
0	1
1	0



Derived gates

AND + NOT=NAND


Logical Symbol




NAND		
A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Derived gates

- OR + NOT=NOR




Logical Symbol



NOR		
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Derived gates


- Exclusive-OR \rightarrow EX-OR



$$\bar{A}B + A\bar{B}$$

Boolean Expression
for EX-OR


- Logical Symbol



EX-OR		
A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


Derived gates

- Exclusive-NOR → EX-NOR



Boolean Expression for EX-NOR


- Logical Symbol




EX-NOR		
A	B	$A \odot B$
0	0	1
0	1	0
1	0	0
1	1	1

Universal gates

- NAND and NOR gates are called as universal gates because we can implement all gates using these gates.
- NAND as Universal gates
- NOT using NAND




- AND using NAND




NAND as Universal gates


- OR using NAND



- NOR using NAND




EX-OR using NAND



OUTPUT OF GATE 4:

$$\overline{(\overline{B + A}) \cdot (\overline{A + B})} = \overline{(\overline{B + A})} + \overline{(\overline{A + B})} = \overline{\overline{B}} \cdot \overline{\overline{A}} + \overline{\overline{A}} \cdot \overline{\overline{B}} = \overline{B} \cdot \overline{A} + \overline{A} \cdot \overline{B} = \overline{A}B + A\overline{B}$$

EX-NOR using NAND



$$A \cdot (\overline{A \cdot B}) = \overline{A} + \overline{\overline{A \cdot B}} = \overline{A} + AB$$

$$= \overline{A} + B$$

$$B \cdot (\overline{A \cdot B}) = \overline{B} + \overline{\overline{A \cdot B}} = \overline{B} + AB$$

$$= \overline{B} + A$$

OUTPUT OF GATE 4:

$$\overline{(\overline{B + A}) \cdot (\overline{A + B})} = \overline{(\overline{B + A})} + \overline{(\overline{A + B})} = \overline{\overline{B}} \cdot \overline{\overline{A}} + \overline{\overline{A}} \cdot \overline{\overline{B}} = \overline{AB} + \overline{A\overline{B}}$$

OUTPUT OF GATE 5:


$$\overline{(\overline{AB + A\overline{B}})} = \overline{(\overline{AB})} \cdot \overline{(\overline{A\overline{B}})} = (A + \overline{B}) \cdot (\overline{A} + B)$$

NOR as universal gate


- NOT using NOR




- OR using NOR




- AND using NOR



- NAND using NOR



EX-NOR using NOR



OUTPUT OF GATE 2:

$$\overline{A + (\overline{A+B})} = \overline{A} \cdot \overline{\overline{A+B}} = \overline{A} \cdot (A+B) = \overline{A} \cdot A + \overline{A} \cdot B = \overline{A} \cdot B$$


OUTPUT OF GATE 3:

$$\overline{B + (\overline{A+B})} = \overline{B} \cdot \overline{\overline{A+B}} = \overline{B} \cdot (A+B) = \overline{B} \cdot A + \overline{B} \cdot B = A \cdot \overline{B}$$

OUTPUT OF GATE 4:

$$\overline{(\overline{A} \cdot B + A \cdot \overline{B})} = \overline{(\overline{A} \cdot B)} \cdot \overline{(A \cdot \overline{B})} = \overline{(\overline{A} + \overline{B})} \cdot \overline{(A + \overline{B})} = (A + \overline{B}) \cdot (\overline{A} + B)$$

EX-OR using NOR



- Output of Gate 4

$$(A + \bar{B}) \cdot (\bar{A} + B)$$

- Output Gate of 5

$$\overline{(A + \bar{B}) \cdot (\bar{A} + B)} = \overline{(A + \bar{B})} + \overline{(\bar{A} + B)} = \bar{A}\bar{B} + \bar{\bar{A}}\bar{B} = \bar{A}\bar{B} + A\bar{B}$$

Half adder using basic gates

- Half adder is a circuit which adds two one bit binary data.
- The result of half adder generates sum(S) and carry (C).
- Observe the truth table.
- $S=A\oplus B$ and $C=A\cdot B$,
- $S=\bar{A}\cdot B+A\cdot\bar{B}$





Fig. Logic Diagram using basic gates


Half Adder			
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half adder using Logic gates

- Use EX-OR gate for sum and AND gate to generate carry
- Half adder using



NAND



- Half adder does not add the carry generated from previous stage.

Full Adder

Full adder is the circuit which adds two bits along with carry in (C_{in}) and generates Sum (S) and carry out (C_{out}).

- From Truth Table Writing equation for S and C_{out} .
- $S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$
- $S = (\bar{A}\bar{B} + AB)C_{in} + (\bar{A}B + A\bar{B})\bar{C}_{in}$
- $S = (A \odot B)C_{in} + (A \oplus B)\bar{C}_{in}$

$$S = (A \oplus B) \oplus C_{in}$$


Now writing for C_{out}

- $C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$
- $C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB(\bar{C}_{in} + C_{in})$
- $C_{out} = (\bar{A}B + A\bar{B})C_{in} + AB$

$$C_{out} = (A \oplus B) C_{in} + AB$$


Full Adder				
A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full adder using Logic gates





Full adder using NAND gates

Half adder 1



Half adder 2



Reduction of carry out expression using Boolean algebra

Consider the expression for carry out.

$$C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB(\bar{C}_{in} + C_{in})$$

$$C_{out} = \bar{A}BC_{in} + A(\bar{B}C_{in} + B)$$

$$C_{out} = \bar{A}BC_{in} + A(C_{in} + B)$$


$$C_{out} = (\bar{A}B + A)C_{in} + AB = (B + A)C_{in} + AB$$

$$C_{out} = AB + AC_{in} + BC_{in}$$


- This expression consists of product terms which are summed together to form Boolean expression. Such expressions are referred as sum of product form(SOP) equations.
- Now let us implement this expression using basic gates(AND-OR-NOT).

Implementation of SOP equation using Basic Gates

- $C_{out} = AB + Ac_{in} + Bc_{in}$
- To Implement this expression using basic gates we require three AND gates and one OR gate.




Implementation of SOP equation using NAND Gates



Bubbled OR gate is equivalent to NAND gate, So Replace

Implementation of SOP equation using NAND Gates



Bubbled OR gate is equivalent to NAND gate, So Replace